

**In the Claims:**

Please cancel claims 1, 3, and 11. Please amend claims 4, 6, 7, 12, 15-16, and 29-35.

The claims are as follows:

1. (Canceled)

2. (Canceled)

3. (Canceled)

4. (Currently amended) The integrated circuit of claim [[1]] 25, wherein said backside via is formed in a bulk silicon substrate or a silicon-on-insulator substrate of the integrated circuit.

5. (Canceled)

6. (Currently amended) The integrated circuit of claim [[1]] 25, wherein said predefined block of functional circuitry includes a first portion containing functional circuitry and a second portion containing said I/O pins, and wherein said backside vias connect to said I/O pins in said second portion.

7. (Currently amended) The integrated circuit of claim [[1]] 25, further including:  
a plurality of frontside I/O pads; and

09/683,872

2

additional I/O pins, each additional I/O pin electrically connected to one frontside I/O pad of the integrated circuit by a global wiring connection.

8-10. (Canceled)

11. (Canceled).

12. (Currently amended) The method of claim ~~11~~ 28, further including:

providing additional I/O pins; and

electrically connecting each additional I/O pin to one frontside I/O pad of the integrated circuit by a global wiring connection.

13-14. (Canceled)

15. (Currently amended) The method of claim ~~11~~ 26, further including:

providing additional predefined circuit I/O pins; and

electrically connecting each additional I/O pin to one frontside I/O pad of the integrated circuit by a global wiring connection.

16. (Currently amended) The method of claim ~~11~~ 28, further including:

forming said backside via in a bulk silicon substrate or a silicon on insulator substrate.

09/683,872

3

17-22, (Canceled)

23. (Previously presented) An integrated circuit, comprising:

a predefined block of functional circuitry having a plurality of I/O pins;

a backside I/O pad electrically connected to each I/O pin through a backside via of the integrated circuit;

a semiconductor substrate comprising semiconductor portions of devices;

a device level on the semiconductor substrate and in direct mechanical contact with the semiconductor substrate, wherein the device level includes non-semiconductor portions of said devices;

a first interconnect level on the device level and in direct mechanical contact with the device level; and

a second interconnect level on the first interconnect level and in direct mechanical contact with the first interconnect level, wherein the predefined block is a core comprising comprises a circuit portion and a redistribution portion, wherein the circuit portion includes all functional circuitry of the core, wherein the circuit portion includes a first portion of the substrate, a first portion of the device layer, a first portion of the first interconnect level, and a first portion of the second interconnect level, wherein the redistribution portion includes a second portion of the substrate, a second portion of the device layer, and a second portion of the first interconnect level, wherein the second portion of the substrate and the second portion of the device layer do not include any device, and wherein the plurality of I/O pins are contained in their entirety within the second portion of the first interconnect level in the redistribution portion.

09/683,872

4

24. (Previously presented) The integrated circuit of claim 23, wherein the backside via comprises:

a bulk conductor;

a conductor liner circumscribing the bulk conductor and in direct mechanical contact with the bulk conductor, wherein an I/O pin of the plurality of I/O pins is in direct mechanical and electrical contact with the conductor liner; and

an insulating liner circumscribing the conductor liner and in direct mechanical contact with the conductor liner, wherein the insulating liner insulates the bulk conductor from the semiconductor substrate.

25. (Previously presented) An integrated circuit, comprising:

a predefined block of functional circuitry having a plurality of I/O pins; and

a backside I/O pad electrically connected to each I/O pin through a backside via of the integrated circuit, wherein the backside via comprises:

a bulk conductor;

a conductor liner circumscribing the bulk conductor and in direct mechanical contact with the bulk conductor, wherein an I/O pin of the plurality of I/O pins is in direct mechanical and electrical contact with the conductor liner; and

an insulating liner circumscribing the conductor liner and in direct mechanical contact with the conductor liner, wherein the insulating liner insulates the bulk conductor from the semiconductor substrate.

26. (Previously presented) A method of making electrical connection to an integrated circuit, comprising:

providing a predefined block of functional circuitry having a plurality of I/O pins;

connecting a backside I/O pad electrically to each I/O pin through a backside via of the integrated circuit;

providing a semiconductor substrate comprising semiconductor portions of devices;

providing a device level on the semiconductor substrate and in direct mechanical contact with the semiconductor substrate, wherein the device level includes non-semiconductor portions of said devices;

providing a first interconnect level on the device level and in direct mechanical contact with the device level; and

providing a second interconnect level on the first interconnect level and in direct mechanical contact with the first interconnect level, wherein the predefined block is a core comprising comprises a circuit portion and a redistribution portion, wherein the circuit portion includes all functional circuitry of the core, wherein the circuit portion includes a first portion of the substrate, a first portion of the device layer, a first portion of the first interconnect level, and a first portion of the second interconnect level, wherein the redistribution portion includes a second portion of the substrate, a second portion of the device layer, and a second portion of the first interconnect level, wherein the second portion of the substrate and the second portion of the device layer do not include any device, and wherein the plurality of I/O pins are contained in their entirety within the second portion of the first interconnect level in the redistribution portion.

27. (Previously presented) The integrated circuit of claim 26, wherein the backside via comprises:

a bulk conductor;

a conductor liner circumscribing the bulk conductor and in direct mechanical contact with the bulk conductor, wherein an I/O pin of the plurality of I/O pins is in direct mechanical and electrical contact with the conductor liner; and

an insulating liner circumscribing the conductor liner and in direct mechanical contact with the conductor liner, wherein the insulating liner insulates the bulk conductor from the semiconductor substrate.

28. (Previously presented) A method of making electrical connection to an integrated circuit, comprising:

providing a predefined block of functional circuitry having a plurality of I/O pins; and

connecting a backside I/O pad electrically to each I/O pin through a backside via of the

integrated circuit, wherein the backside via comprises:

a bulk conductor;

a conductor liner circumscribing the bulk conductor and in direct mechanical contact with the bulk conductor, wherein an I/O pin of the plurality of I/O pins is in direct mechanical and electrical contact with the conductor liner; and

an insulating liner circumscribing the conductor liner and in direct mechanical contact with the conductor liner, wherein the insulating liner insulates the bulk conductor from the semiconductor substrate.

29. (Currently amended) The integrated circuit of claim ~~[[1]]~~ 25, wherein the backside via comprises a sloped sidewall.

30. (Currently amended) The integrated circuit of claim ~~[[1]]~~ 25, wherein a first portion of the backside I/O pad is in direct mechanical contact with the backside via, wherein a second portion of the backside I/O pad is not in direct mechanical contact with the backside via, and wherein the second portion of the backside I/O pad is in direct mechanical contact with a backside surface of the integrated circuit.

31. (Currently amended) The integrated circuit of claim ~~[[1]]~~ 25, wherein the backside via extends through a buried oxide layer (BOX) of the integrated circuit.

32. (Currently amended) The method of claim ~~11~~ 28, wherein the backside via comprises a sloped sidewall.

33. (Currently amended) The method of claim ~~11~~ 28, wherein a first portion of the backside I/O pad is in direct mechanical contact with the backside via, wherein a second portion of the backside I/O pad is not in direct mechanical contact with the backside via, and wherein the second portion of the backside I/O pad is in direct mechanical contact with a backside surface of the integrated circuit.

34 (Currently amended) The method of claim ~~11~~ 28, wherein the backside via extends through a

buried oxide layer (BOX) of the integrated circuit.

35. (Currently amended) The method of claim ~~44~~ 28, wherein said I/O pins are formed in a lowest interconnect level of the integrated circuit.